

Electronic Systems Summaries

advanced Operational Amplifiers and circuits,
advanced DAC and ADC converters


Franco Zappa

CONTENTS

- OpAmp STAGES
- Different Circuits for Modeling exercises
- DAC
- ADC and advanced ADC


OpAmp types

Summary




VOA

Negative feedback



Internal Structure




Pros:


- most common OpAmp
- versatile to build all kind of circuit

INA

Scheme and pins



Structure




Pros:

- finite, accurate and reliable gain
- twin input impedance extremely high (voltage reader)
- extremely low output impedance
- extremely high CMRR (Common Mode Rejection Ratio)

CFA

Negative feedback




$$G = 1 + \frac{R_F}{R_G}$$

• β & R_F does NOT depend on R_G

↳ change the gain (by changing R_F)

↳ G_{loop} does NOT change

↳ pole does NOT change



at high gains $CFA \approx VOA$
 ↳ $G_{BWP} = \text{const}$



Pros:

• $G_{BWP} \neq \text{const}$ (for not so high gain)

• Can improve offset and SR (Darling configuration for the buffers)


Cons:

• Has still some errors that have to be compensated using proper circuits (offsets due to temperature, SR limitations due to component slow dynamics, need to use cross-cross config., current mirrors can be improved...)



OTA

Scheme



this can be used to improve linearity, so putting 2 diodes (from which current can be removed when we want linearization OFF) (higher gain)

$$I_{out} = G_m (I_{control}) \cdot V_{diff} = \frac{I_{control}}{kT/q} \cdot V_{diff} = \frac{I_{control}}{25mV} \cdot V_{diff}$$

Pros: • all low-impedance nodes

• wide BW $\rightarrow f_p = \frac{1}{2\pi C_{LOAD} R_{LOAD}}$

Cons: • no infinite gain
 • no virtual ground
 • it is used open-loop
 • Strong nonlinearity

Use the TRANSILINEAR PRINCIPLE


$$\Pi_{ij} = \Pi_{ij}^+ - \Pi_{ij}^-$$

$$J_{ECW} = J_{ECCW}$$


$$I_{out} = V_{diff} / 10mV$$

$$I_{out} = V_{diff} / 25mV$$

Internal Architecture



OPERATING MODES - LINEARITY




When I_D is not used, the linearization is off and:

$$I_{out} = \frac{I_{control}}{kT/q} \cdot V_{in}$$

when $|V_{in}| < kT/q$

Transconductance amplifier



When I_D is set, the linearization is on and:

$$I_{out} = \frac{I_{control}}{I_D} \cdot I_{in}$$

when $|I_{in}| < I_D$


Current amplifier

• Case 1: The stage is fully symmetric ($V_{diff}=0$)

• Case 2: $V_{D+} + V_{BE+} = V_D + V_{BE-}$
 ↳ causes I_{out+} ↳ causes I_{out-}

NORTON

Negative feedback




$$V_o = \frac{A_i}{1+A_i} \left(V_1 \frac{R_F}{R_o} - V_2 \frac{R_F}{R_o} \right)$$


Pros: • It is able to read current inputs
 • all nodes have low impedance → parasitic C don't influence the BW
 • very high BW (independent from closed-loop gain)

Cons: • Finite and usually small $A_i \rightarrow$ No ideal gain behaviour
 • Gain depends on external load

Common Mode




Internal Architecture




MODELING BLOCKS

• CONVERTERS


Current-voltage converter




Voltage-current converter




MOS-transconductance OpAmp



Ex.




Voltage reference



OPERATIONAL

Voltage and current adder



Computations:

$$i = i_1 + i_2 + i_3 = \frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3}$$


$$\frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} = \frac{-V_o}{R}$$

- Voltage Gain: $V_{out} = -\left(\frac{R}{R_1} V_1 + \frac{R}{R_2} V_2 + \dots + \frac{R}{R_n} V_n\right) = -R \sum_{i=0}^n \frac{V_i}{R_i}$

if $R = R_i$

$V_{out} = -(V_1 + V_2 + \dots + V_n)$
ADDER

Voltage subtractor



$$V_{out1} = -\frac{R_2}{R_1} V_1$$

$$V_{out2} = \frac{R_4}{R_3 + R_4} \left(1 + \frac{R_2}{R_1}\right) V_2$$

- Differential Gain: $V_{out} = -\frac{R_2}{R_1} V_1 + \frac{R_4}{R_3} V_2 = -\frac{R_2}{R_1} (V_1 - V_2)$


$$\left[\frac{R_2}{R_1} = \frac{R_4}{R_3}\right]$$

if $R_1 = R_2 = R$

$V_{out} = V_2 - V_1$

SUBTRACTOR

IDEAL voltage integrator



Issues

DC gain → ∞ (when f → 0 (-∞ in log-log))

OpAmp will eventually saturate

$$i(t) = i_C(t) = C \frac{dV_{in}(t)}{dt}$$

$$V_{out} = -V_{in}(t) = -\frac{1}{C} \int i(t) dt = -\frac{1}{RC} \int V_{in}(t) dt$$



TIME DOMAIN

LAPLACE TRANSFORM

$$V_{out} = -\frac{1}{RCs} V_{in}$$


FREQUENCY DOMAIN

REAL Voltage integrator



- pole at: $f_p = \frac{1}{2\pi R_0 C} = \frac{1}{2\pi R_p C}$

IDEAL Voltage Derivator



Issues

HF gain → ∞ (when f → ∞)

OpAmp will be too sensitive to HF noise



$$i(t) = i_C(t) = C \frac{dV_{in}(t)}{dt}$$

$$V_{out} = -V^* - R i(t) = -R C \frac{dV_{in}(t)}{dt}$$

TIME DOMAIN

FREQUENCY DOMAIN


REAL Voltage Derivator



- pole at: $f_p = \frac{1}{2\pi R_0 C} = \frac{1}{2\pi R_s C}$

Exponential and logarithmic converters

LOG




If we analyze the diode equation we know that in the forward region:

$$I_D = I_s e^{\frac{V_D}{kT}}$$

$$V_{out} = -V_D = -\frac{kT}{R \cdot I_s} \ln \frac{V_{in}}{V_{TH}}$$

EXP




If we analyze the diode equation we know that in the forward region:

$$I_D = I_s e^{\frac{V_D}{kT}}$$


$$V_{out} = -V^* = -R I_D = -R I_s e^{\frac{V_{in}}{kT}}$$

Voltage Multiplier




We can compute the product between two input voltages!

Square Root And Power 2 Converters




NON-LINEAR CIRCUITS


Super Diode (Precision Rectifier)




Pulse detector




Half-Wave Rectifier



Full-wave rectifier




COMPARATORS




Inverting comparator with zener diodes




Output voltage limited comparator with feedback zener




Level detector









- $V_{oL} = -(V_T+ + V_r)$
- $V_{oH} = +(V_T- + V_r)$



Window comparator



Schmitt trigger






RGSET



Reset/Restart circuits

ex. peak detector reset


Reset circuit: It's better to wait a little bit to allow the capacitor C_R to discharge before resetting with $V_{reset} = 0$



Flip-Flop




DAC SUMMARY



$$\text{Formula: } A_{\text{out}} = \frac{D_{\text{in}}}{2^n} V_{\text{ref}}$$

Voltage - scaling DAC



Components: • 2ⁿ Resistors → divide FSR in 2ⁿ voltage level

- 2ⁿ⁺² Mos → allow to properly select the levels
- OpAmp


Pros: • easy scalability of all resistors

- Mos switching efficient and less expensive than A.MUX

Cons: • large # resistors and transistors → too much space

- I_B and I_{leak} cause non-lin.
↓
OA

Weighted-R DAC



Components: • >n resistors → voltage levels

- 2ⁿ p/n-Mos

Pros: • simplest converter

- different R values + tolerances


- Voltage drop on Ron, Rs

- Variable current consumption

- large silicon area

- Bias errors

Current scaling DAC



Components: • 3n resistors → current divider


- 2ⁿ Mos → switches bw levels

Pros: • easy scalability of resistors

- easy drive of Mos switches → Ron creates a const. offset (can be compensated)

Cons: • bias currents errors

Serial input DAC




Components: • only 2 capacitors → For store and sharing the bit values

- 5 Mos → close/open to activate store/share logics

Pros: • Extremely compact and easy

Cons: • individual bits are provided sequentially (serially) → SLOW

Multiplying DAC



Components: • ~2ⁿ resistors

- ~n mirrors + n switches (current steerer)

Pros: • We can vary Vref in addition to Din

to provide $\overline{I}_{out}, I_{out}$


MULTIPLYING

$$I_{out} = \frac{V_{ref} \cdot D_{in}}{R_{ref}}$$

$$I_{out} + \overline{I}_{out} = I_{FS} = \frac{V_{ref}}{R_{ref}} \frac{255}{256}$$

Pin numbers represent the PDIP package. The SOIC package pin numbers differ from that of the PDIP package.


ADC summary



Formula: $D_{out} = \frac{A_{in}}{V_{ref}} \cdot \frac{2^n}{2^n}$

Std types:

• Flash ADC





- Components:
- 2^n resistors → to create 2^{n-1} quantization levels
 - 2^n comparators → compares the q. levels with the input → H/L
 - 1 encoder (thermometric code → binary code)
H/L → 0/1

- Pros:
- very fast → parallel conversion
 - simplicity

- Cons:
- silicon area ↑ and power dissipation ↑ with n
 - bias and leakage currents, parasitic capacitors
↳ lead to non-lin. of the ADC converter
 - offset lead to incorrect switching
↳ missing codes, non-monotonicity of ADC

• Staircase ADC



Components:


- 1 Counter → subsequent adjustments via binary count
- 1 DAC → binary count → analog level to compare with V_{in}
- 1 Comparator

- Pros:
- precision depends on the DAC

- Cons:
- conversion time depend on V_{in}
↳ not very fast
 - Sampling comb not const.
(not regular samp! steps due to time dep. on V_{in})


Converts in hold phase ↳ you can put a S/H
↳ regular before the ADC

• Tracking ADC



Components:

- 1 DAC, 1 counter, 1 comparator,
- 1 up/down logic



Components:

- 1 Counter → subsequent adjustments via binary count
- 1 DAC → binary count → analog level to compare with V_{in}
- 1 Comparator
- 1 up/down logic → to make the counter go up/down and "track" V_{in}


- Pros:
- Fast → correct sample at every CLK

- precision depends on DAC
- oversampling → use just one bit = Up/Down to stay locked on input signal



(also called Δ modulator)

- Cons:
- frequency of signal $\gg f_{max}$
↳ $f_{ch} \geq 2^n \pi f_{max}$

for high slopes $\frac{dV_{in}}{dt}|_{max} < \frac{LSB}{T_{clock}}$



Single-slope ADC



Components:

- const. current source → charges
- capacitor → linear charge → ramp
- comparator → ramp vs. Vin comparison
- counter → counts only after reaching Vin → digital output

Pros:


- precision dependent on $\frac{dV}{dt} = \frac{I}{C}$ → I source, C components
- many bit ($n > 16$)

Cons:

- offset of comparator → make ramp start from slightly < 0
- slow (like staircase problems)
- irregular sampling comb
- too sensitive to toll of C, I_{source}, CLK period

→ low conversion accuracy

Dual-slope ADC



Components:

- integrating OpAmp $\xrightarrow{\text{charge}}$ to obtain a ramp $\propto V_{in}$
- discharge $\xrightarrow{\text{M2}}$ to obtain a ramp from $\int \text{const.}$ (So const. slopes)
- Counter → count CLK pulses for integration phases
- control logic → switches control / SoC / EoC
- comparator → detect when the value stored across C is 0 again $\rightarrow \overline{V_{ref}} = V_{in}$


Pros:

- precision independent of R and C (their toll.)
- both charge/discharge ramps with the same $T = RC$
- Disturbance rejection at freq = int. multiples of integration period

Cons:

- High conversion time → twice the one of Single-slope

Successive approximation (SAR)



Components: 1 DAC and 1 sequential SAR logic

Advantages: precision depends on the DAC

Components:

- 1 DAC → to convert digital levels to analog level to compare with Vin
 - 1 comparator
 - 1 sequential SAR logic
- Normal Mode Rejection
- FSR: $V_{DAC} > Vin$
 $\frac{FSR}{2} > Vin$
 $-\frac{FSR}{2^2} > Vin$
 $+\frac{FSR}{2^2} > Vin$
 $-\frac{FSR}{2^4} > Vin$
 $+\frac{FSR}{2^4} > Vin$
 $-\frac{FSR}{2^8} > Vin$
 $+\frac{FSR}{2^8} > Vin$

Pros:

- precision depends on DAC

Cons:

- conversion requires only $n+1$ CLK pulses (instead of usual 2^n)

← Cons: if too variable Vin → errors



put a S/H before ADC

With NO S/H at the input:

$$f_{in,max} \leq \frac{f_{clock}}{2\pi \cdot 2^n \cdot (n+1)}$$


with S/H at the input:

$$f_{in,max} \leq \frac{f_{sampling}}{2} = \frac{f_{clock}}{2 \cdot (n+1)}$$




Advanced OpAmps

Subranging ADC



- Components:**
- resistors → create quantization levels → more for fine conv.
 - comparators → compare levels with V_{in}
 - encoders → (thermometric → binary)
- Pros:**
- less waste of resources
 - When far from V_{in} ↓
 - When near V_{in} ↓
 - COARSE: less resolution
 - FINE: more resolution


Interpolation Flash-ADC




- Components:**
- resistors → interpolation → create levels from reference after comparison
 - differential comparators → differential output
 - latches with folded diff. logic circuit → sign of V_{out}
 - Encoders

- Pros:**
- use less comparators without losing levels
 - huge reduction of silicon area, power dissipation, input stray C
 - improved dynamic performances (settling time, speed...)

Folding Flash-ADC




- Components:**
- Flash ADC → for coarse conversion and partial fine conversion
 - Folding circuit → to allow fine conversion
- estimates the quantization error w.r.t. the input signal



• How are folds generated?

$$\begin{aligned} \text{Fold 1} &\rightarrow V_{out} = +V_{in} \\ \text{Fold 2} &\rightarrow V_{out} = -V_{in} + V_{FS}/2 \\ \text{Fold 3} &\rightarrow V_{out} = +V_{in} - V_{FS}/2 \\ \text{Fold 4} &\rightarrow V_{out} = -V_{in} - V_{FS} \end{aligned}$$



• Note: Sign change every other fold + reference shift



- Pros:**
- folding reduces the comparator number by a folding factor (number of preamps stays the same)

- Cons:**
- folding signals can suffer from distortion/non-idealities on folding edges → use just zero-crossing


• Half-flash ADC





- low bit flash converters → for conversion stages
 - DAC → convert first round of MSB to an A signal to feed then the Fine ADC (accuracy of at least N total ADC)
 - amplifiers → to amplify the residual coming from M bit coarse ADC
 - sum and correction logic → for correction use $M+L>N$
- Overlapping bits cancel any conversion edges
- ↑ Tot. bit

Pros: • minimum area occupation and power consumption

Cons: • slow conversion time



• Multistep ADC





- Components: • same as previous flash solutions
but not only made of 2 stages
more stages in CASCADE

Pros: • less comparators → (low area occupation)

Cons: • conversion time \propto # stages → slow!

better to use pipelined

• Pipelined ADC



- Components: • same of half flash/multistep stages

+ S/H → to put before every stage → we hold the residual value, so the stage can directly proceed with another conversion

parallel-pipelined processing

Pros: • fast conversion time



wrt Half-flash/multistep improves of a factor equal to # m stages of pipeline

• low area occupation and power consumption

Cons: • compromises bw speed and accuracy

↑ m↑ conversion ↓ accuracy (noise increases stage after stage)

• Time-interleaved ADC



- Components: • ADCs → put in parallel
• S/H → put before every ADC

Pros: • # stages faster wrt single channel
achieve conversion speed not possible with single converters

Cons: • different channel behaviour, non regularity of sampling intervals

due to systematic errors bw channels

Creates spurious freq. components

